



University of Management & Technology

School of Engineering

Department of Electrical Engineering

EL-220 DIGITAL LOGIC DESIGN LAB

Lab Schedule	Mon 08:00-11:00 (Sec A) Wed 08:00-11:00 (Sec A1) Tues 08:00-11:00 (Sec B) Thurs 08:00-11:00 (Sec B1) Mon 11:00-14:00 (Sec D) Wed 11:00-14:00 (Sec D1) Tues 11:00-14:00 (Sec E) Thurs 11:00-14:00 (Sec E1)	Semester	Fall 2013
Pre-requisite	None	Credit Hours	1
Instructor(s)	Badi ur Rehman Muhammad Atif Maryam Ali Faran Awais Butt Sidra Haneef	Contact	badi.rehman@umt.edu.pk faran.butt@umt.edu.pk muhammad.atif@umt.edu.pk maryam.ali@umt.edu.pk sidra.haneef@umt.edu.pk
Office	SST Campus	Office Hours	See office window
Teaching Assistant	None	Contact	N/A
Lab Work Objectives	Basic digital logic design course; topics covered include numbers systems, codes, Boolean algebra, combinational logic, arithmetic, MSI logic circuits, latches/flip flops, counters/registers, sequential circuit design, memory devices and digital electronics. These objectives conform to the ones listed in HEC guidelines as a, d, e, & f.		
Expected Outcomes	In accordance with HEC curriculum outcomes a, b, d, e, g, h & i, students at the end of the course should be able to <ul style="list-style-type: none"> ✓ To practically knows and perform the DLD concepts ✓ To have thorough understanding of digital logic design principles ✓ To have basic problem solving and troubleshooting techniques 		
Grading Policy	<ul style="list-style-type: none"> • Lab Performance: 40 Marks <p style="text-align: center;">Each lab to be graded out of 10 in which 3 marks of attendance and 7 for performance</p> <ul style="list-style-type: none"> • Mid Lab Test : 10 marks <p style="text-align: center;">To be taken on 9th week of semester i.e. after mid terms Consists of a task from pre mid labs to be performed on the trainer board with accompanied viva.</p>		

- **Final**
(viva and performance): 50 marks
(30 from project and 20 from Labs)

- **Lab Project**
Any project consisting of combinational and sequential circuits to be approved by instructor of the respective sections

Lab Schedule

week	Experiment Name
1	Verification of basic binary operators and basic theorems using gates
2	Universality of NAND and NOR gates
3	Implementation of Full Adder and 4-bit Parallel Adder using IC 7483
4	Implementation of Full Subtractor and 4-bit Parallel Subtractor using IC 7483
5	Design of combinational circuits
6	Implementation of code converters using gates
7	Implementation of Encoder and Decoder using IC 74138 & 74148
8	Implementation of Multiplexer and Demultiplexer IC74151&74138
9	Verification of LATCH and FLIP FLOP operation using gates and flip flop's IC
10	Design of Sequential Circuits
11	Implementation of series and parallel registers
12	Implementation of asynchronous and synchronous counters
13	Implementation of RAM and ROM using gates and Static RAM IC
14	Implementation of LAMP HAND BALL game