



# University of Management & Technology

School of Science & Technology

Department of Electrical Engineering

## EE 219 Digital Logic Design

<b>Lecture Schedule</b>	-Section A: Mon & Wed, 12:00-13:20 -Section B: Tue & Thu, 12:00-13:20 -Section C: Mon & Wed, 10:40-12:00 -Section D: Fri: 16:40-18:00, Sat: 10:40-12:00	<b>Semester</b>	Fall 2012
<b>Pre-requisite</b>	Nil	<b>Credit Hours</b>	3
<b>Instructor(s)</b>	1- Warda Hussain, section A 2- Abdullah Saqlain Sahi, section B 3- Jawad Ullah, section C 4- Dr. Waseem, section D	<b>Contact</b>	warda.hussain@umt.edu.pk saqlain.sahi@umt.edu.pk jawadullah@umt.edu.pk muhammad.waseem@umt.edu.pk
<b>Office</b>	C-3/14, Lab 1 cabin	<b>Office Hours</b>	See office door
<b>Teaching Assistant</b>	None	<b>Contact</b>	N/A
<b>Course Description</b>	The course will cover basic concepts and tools to design digital hardware consisting of both combinational and sequential logic circuits, number systems, Boolean algebra, logic gates, combinational logic design, sequential circuits and logic design, memory and simple programmable logic devices (SPLDs), introduction to field programmable logic devices (FPLDs)/field programmable gate arrays (FPGAs), introduction to HDLs (Verilog and VHDL), gate-level and dataflow modeling, use of simulation software such as Veriwell Verilog Simulator. The course directly contributes to <b>objectives</b> a, d, e and f of the HEC Electrical Engineering Curriculum.		
<b>Expected Outcomes</b>	<p>Upon completion of this course, students will:</p> <ul style="list-style-type: none"> <li>• Have good understanding of digital logic and its application to various problems in engineering.</li> <li>• Design and Analyze Combinational Logic circuits.</li> <li>• Design and Analyze Synchronous Sequential Circuits.</li> <li>• Become familiar with the FPGAs and HDLs.</li> <li>• The course strongly supports expected <b>outcomes</b> a, b, d, g and i of the HEC Electrical Engineering Curriculum.</li> </ul>		
<b>Textbook(s)</b>	<p><b>Recommended Text:</b></p> <p>1- "Digital Design", by M. Morris Mano, Michael D. Ciletti, 4th Edition (PEARSON, Prentice Hall)</p> <p><b>Reference:</b></p> <p>2- "Digital Design, Principles &amp; Practices", by John F. Wakerly, 3<sup>rd</sup> Edition.</p>		

**Grading Policy**

- Assignments & Quizzes: 20% , Midterm: 20%, Lab:20%
- Final Exam: 40%

**Course Schedule**

Lecture	Topics	Textbook (TB) / Reference (Ref) Readings
1	Introduction to digital logic and design, Digital systems, Digital information, Information representation	TB: CH 1.1
2-3	Number Systems, Arithmetic operations, Signed numbers and signed arithmetic, Decimal Codes, Alphanumeric Code; Gray Codes, Binary Logic	TB: CH 1.2-1.9
4	Boolean Algebra	TB: CH 2.1-2.4
5-6	Canonical and standard forms, Other logic operations (NAND, NOR, XOR)	TB: CH 2.5-2.8
7	The Map method	TB: CH 3.1-3.3
8-9	Product of Sum simplification, NAND,NOR and XOR Implementation of Boolean functions	TB: CH 3.5-3.9
10-11	Combinational logic circuit analysis, design of combinational logic, adder/subtractor	TB: CH 4.1-4.5
12-13	Decimal adder, Binary multiplier, Magnitude comparator	TB: CH 4.6-4.8
14-15	Combinational logic Decoders, Encoders, Multiplexer	TB: CH 4.9-4.11
	<b>Mid Term Exam</b>	
17-18	Synchronous sequential logic Latches/Flip-flops	TB: CH 5.1-5.4
19-22	Analysis of clocked sequential circuits State reduction and assignment and Design procedure	TB: CH 5.5 & 5.7
23-24	Shift Registers	TB: CH 6.1-6.2
25-27	Binary counters: Ripple counters, Synchronous counters and Johnson counter	TB: CH 6.3-6.5
28-29	Memory and Programming logic RAM, ROM, PLA, PAL	TB: CH 7
30	Reserved	
	<b>Final Term Exam</b>	